**Reduced Architecture Based Fixed Width Multiplier with Radix-8 Booth Recording**

Dr Saravanan1, p aruna2, N Lalitha3

*1,2,3ECE Department, SreeDattha Institute of Engineering & Science*

***ABSTRACT:-*** In DSP systems entire precision of internal values are not essential because sometimes they need approximate values. Even though we are not using the full precision why we need to design the elements that are present in architecture as sub modules their by increasing the unwanted power and area in order to eliminate the unwanted power we proposes the new concept called fixed width calculations. For DSP applications multiplication is the major considerable and important element. So we concentrated on the novel multiplication mechanism by using the fixed width and less power strategies like, for partial product reduction radix-8 modified booth algorithm and multi-operand tree for partial product addition. The proposed architecture coding written in Verilog, simulated using model-sim and synthesized using the Xilinx.

1. **INTRODUCTION**

In order to achieve the better performance in terms of speed and accuracy many systems like digital signal processing and communication etc relay on the efficient multiplier.Different methods, implementations and researches are increased for to find the appropriate high performance multiplier in different applications. Majorly multiplication involves the major steps like partial product generation and partial product addition lot of researches are going on these two steps. But these have the major problem of precision consideration. In general multiplication takes two n- bit input numbers and produces the 2n (n + n) bit result. In all application the total precision in not required for such application like digital signal processing turns towards the fixed width multiplication.In fixed width multiplication process it takes the two n-bit number inputs and produces the upper MSP (most significant part) product result. With which the hardware complexity reduces along with reduced power and increased throughput. And moreover the least significant partial product addition circuitry are reduced hence the area can be reduced. But the major problems with these mechanisms are the truncation error that cannot be tolerated in present advanced systems and applications. To overcome the problem that associated with the fixed with multiplication proper compensation bias circuit can be used. This compensation circuit carries the equivalent truncated resultant that should add to the original addition calculation circuit. While an effortful attempt to attain compensation equivalent the adder cells are used. That may be efficiently evaluates the problems that associates with the fixed width multiplication.Different methods are proposed of the design of fixed width multiplication for to reduction of the hardware cost and increase of accuracy. In some methods different compensation circuitry designing and method are proposed.In [1], In order to neutralize the truncated error effect the constant can be to the partial product addition; this method has the feature of easy generation of compensation constant. But the pull back of this method is the truncation error cannot be eliminated that much efficiently. Whenever the increased researches on adaptive systems with the change of inputs this may expeditiously produces the proper compensation values to the resultant sum based on the input.

For the increase of different multiplication researches the all these are can be adopted for the fixed width multiplication also like advanced partial product generation and partial product addition methods like modified booth algorithm and CSA and different addition strategies like CSA ,Walles tree and Dada tree etc.

Further organization of this paper is as follows .In Section I deals with the introduction, followed by the session II that deals with modified booths algorithm. Session III covers the proposed technique and design of fixed width multiplier. Results and analysis of our architecture with the proposed techniques is covered in Section IV. And Section V concludes the paper.

1. **INTRODUCTION TO BOOTH ALGORITHM**

Modified booth algorithm is one of the promising algorithms for the design of advanced multipliers which can reduce the partial product count. There by not only the reduce of area, power of partial product generator and also the increases the addition features There are different modified booth algorithms which selected based on the requirement and also concern with the bit length for multiplication. In general smaller bit lengths we use the radix-4 booth algorithms. In radix -4 booth algorithm it reduces the partial products by two i.e. N/2.

Whenever the bit length is increasing and also we requires the faster computations then upgraded to next radix algorithm like radix-8, radix-16 etc In our proposal radix-8 booth algorithm can be used. It reduces the partial products N/3. Whenever the partial products reduces the area and power also reduces, especially for the fixed width multiplication it reduces the truncation error effect and hence the compensation circuit complexity also reduces.

1. **RADIX-8 BOOTH ALGORITHM**

Let us consider

X, Y is the two inputs of multiplier. A digit set conversion of four consecutive over lapping multiplier bits will be introduces in Radix-8 booth encoding.

The redundant values can be [-4 to 4].this redundant bit can be calculated by the individual group value that can be shown in below figure.

The digit set finally formed as

For generation of partial products from the redundant bits there are two multiples namely hard multiple and soft multiple

Soft multiple is nothing but it can be generated from general shift operations but whereas for hard multiple cannot be generated using by the general shift operation. In our proposed Radix-8 booth encoding we do have the hard multiple. For determination of partial product of hard multiple can be done in two ways that is by adding or by subtracting

I.e. the generation of 3X can be done in two ways by addition 2X+X or subtractions 4X+X .in general addition can be preferred rather than subtraction.

For generation of partial products from the overlapped we use the two basic elements called booth encoder and booth selector. The booth encoder is used to determine the redundant value of the group along with the sign based on the redundant value generated at the booth encoder the booth selector will select the particular value, below figure shows the architecture of booth encoder and selector.

Partial product PP0, PP1 and PP2are generated using the Booth Encoder (BE) and Booth Selector (BS) are show in fig1&2

**TABLE I**

**RADIX-8 BOOTH ENCODING**

|  |  |
| --- | --- |
| ***Group value*** | ***Redundant value*** |
| 0000 | 0 |
| 0001 | +1 |
| 0010 | +1 |
| 0011 | +2 |
| 0100 | +2 |
| 0101 | +3 |
| 0110 | +3 |
| 0111 | +4 |
| 1000 | -4 |
| 1001 | -3 |
| 1010 | -3 |
| 1011 | -2 |
| 1100 | -2 |
| 1101 | -1 |
| 1110 | -1 |
| 1111 | 0 |




Fig1. booth encoder





Fig2. booth selector

Partial product PP0, PP1 and PP2are generated using the Booth Encoder (BE) and Booth Selector (BS) are show in fig1&2.The Booth Encoder takes the overlapped multiplier bits and produces the one hot coded digit along with the sign digit. The result of Booth Encoder outputs fed to the Booth selector which produces the proper multiple outputs to chive the PPi.bit generation of Radix-8 booth encoded partial product of bit PPij

Partial product addition can be carried out by theCSA tree which can reduces the addition time by limiting the addition stages. And addition time also reduces by avoiding the carry propagations at each stage

1. **RESULTS AND DISCUSSION**

The above fig shows the radix-8 fixed with multiplier with truncation error compensation circuit result. By this the partial products can be reduced and as well as the operation time also will be reduced.

****Fig 3 simulation results of proposed method

1. **CONCLUSION**

Proposed method is design with the fixed width multiplier with the Radix-8 booth recording multiplier with the CSA tree addition and easy truncated error compensation circuit can be designed. This gives the efficient method for the designing the fixed width multiplier gives the less area utilization and less power.

**REFERENCES**

1. Saroja S Bhusare and V S Kanchana Bhaaskaran “Design of a Low-Error Fixed-Width Radix-8 Booth
2. Multiplier “2014 Fifth International Conference on Signals and Image Processing
3. S S Kidambi, F. El-Guibaly, and A. Antoniou, ”Area-efficient multipliers for digital signal processing applications,” IEEE Trans. Circuits Syst. II,
4. Exp. Briefs, Vol. 43, no. 2, Pp. 90-94, Feb. 1996
5. J. M. Jou, S. R. Kuang, and R. D. Chen, ”Design of low-error fixed width multipliers for DSP applications,” IEEE Trans. Circuits Syst. I,Exp. Briefs, vol. 46, no. 6, pp. 836-842, June 1999.
6. L. D. Van, S. S.Wang, and W. S. Feng, ”Design of the low error fixed width multiplier and its application,” IEEE Trans. Circuits Syst. II, Exp.Briefs, Vol. 47, no. 10, pp. 1112-1118, Oct. 2000.
7. L. D. Van and C. C. Yang, ”Generalized low-error area-efficient fixed width multipliers,” IEEE Trans. Circuits Syst. I, Reg. Papers,Vol. 52,no. 8, pp. 1608-1619, Aug. 2005
8. Shyh-Jye Jou and Hui-Hsuan Wang,”Fixed width multiplier for DSP application”,in Proc 2000 Int Conf.Computer Design(ICCD), Austin,TX, pp,318-322.
9. Shyh-Jye Jou, Mong-Hung Tsai and Ya-Lan Tsa, ”Low error Reduced width Booth multipliers for DSP applications”, IEEE Trans. Circuits Syst- I, Vol. 50, No. 11, pp. 1470-1474, Nov. 2003.
10. K.-J. Cho, K.-C. Lee, J.-G. Chung, and K. K. Parhi, ”Design of low error fixed-width modified Booth multiplier,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 12, No. 5,pp. 522-531, May 2004.
11. Jiun Ping Wang, Shiann Rong Kuang,and Shish-shang Liang ”High accuracy Fixed-Width modified Booth Multipliers for lossy applications”, IEEE Transactions on Very Large Scale Integration Systems,Vol 19,No 1,January 2011.
12. Hong-An Huang, Yen-Chin Liao, and Hsie-Chia Chang,”A Self- Compensation Fixed-Width Booth Multiplier and Its 128-point FFT Applications”, IEEE International Symposium on circuits and systems ,2006,ISCAS 2006 Proceedings
13. J.A.Hidalgo, V.Morene-Vergara, O.Oballa, A.Dasa, M.J.Martin-Vazquez, A.Gago ”A RADIX-8 Multiplier Unit Design For Specific Purpose”