

Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications

K. Sumalatha¹, Mr. B. Prathap reddy²

^{1,2} (P.G. Student, Assistant Professor, Department of ECE, Santhiram Engineering College Nandyal)

Abstract: Comparators are basic building elements for designing modern analog and mixed signal systems. Speed and resolution are two important factors which are required for high speed applications. This paper presents a design for an on chip high-speed dynamic latched comparator for high frequency signal digitization. The dynamic latched comparator consists of two cross coupled inverters comprising a total of 9 MOS transistors. The measured and simulation results show that the dynamic latched comparator design has higher speed, low power dissipation and occupying less active area compared to double tail latched and preamplifier based clocked comparators. A new fully dynamic latched comparator which shows lower offset voltage and higher load drivability than the conventional dynamic latched comparators has been designed. With two additional inverters inserted between the input-stage and output-stage of the conventional double-tail dynamic comparator, the gain preceding the regenerative latch stage was improved and the complementary version of the output-latch stage, which has bigger output drive current capability at the same area, was implemented.

Keywords: Comparator, Double-Tail Comparator.

I. Introduction

Due to fast speed, low power consumption, high input impedance and full-swing output, dynamic latched comparators are very attractive for many applications such as high-speed analog-to digital converters (ADCs), Memory sense amplifiers (SAs) and data receivers. They use positive feedback mechanism with one pair of back to-back cross coupled inverters (latch) in order to convert a small input-voltage difference to a full-scale digital level in a short time. However, an input-referred latch offset voltage, resulting from static mismatches such as threshold Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee




Fig 1 High speed voltage comparator

In this paper, we present a new dynamic latched comparator which shows lower input-referred latch offset voltage and higher load drivability than the conventional dynamic latched comparators. With two additional inverters inserted between the input- and output-stage of the conventional double-tail dynamic comparator, the gain preceding the regenerative latch stage was improved and the complementary version of the output-latch stage, which has bigger output drive current capability at the same area, was implemented. As a result, the circuit shows up to 25% less input referred latch offset voltage and 44% less sensitivity of the delay versus the input voltage difference (delay/log(!Vin)), which is about 17.4ps/decade, than the conventional double-tail latched comparator at approximately the same area and power consumption.

II. Clocked regenerative Comparators

Clocked regenerative comparators have found wide applications in many high-speed ADCs since they can make fast decisions due to the strong positive feedback in the regenerative latch. Recently, many comprehensive analyses have been presented, which investigate the performance of these comparators from different aspects, such as noise [11], offset [12], [13], and [14], random decision errors [15], and kick-back noise [16]. In this section, a comprehensive delay analysis is presented; the delay time of two common structures, i.e., conventional dynamic comparator and conventional dynamic double-tail comparator are analyzed, based on which the proposed comparator will be presented.

A. Conventional Dynamic Comparator

The schematic diagram of the conventional dynamic comparator widely used in A/D converters, with high input impedance, rail-to-rail output swing, and no static power consumption is shown in Fig. 1 [1], [17]. The operation of the comparator is as follows. During the reset phase when CLK = 0 and *Mtail* is off, reset transistors (*M7–M8*) pull both output nodes *Outn* and *Outp* to VDD to define a start condition and to have a valid logical level during reset. In the comparison phase, when CLK = VDD, transistors *M7* and *M8* are off, and *Mtail* is on. Output voltages (*Outp*, *Outn*), which had been pre-charged to VDD, start to discharge with different discharging rates depending on the corresponding input voltage (*INN/INP*). Assuming the case where *VINP* > *VINN*, *Outp* discharges faster than *Outn*, hence when *Outp* (discharged by transistor *M2* drain current), falls down to $VDD - |V_{thp}|$ before *Outn* (discharged by transistor *M1* drain current), the corresponding pMOS transistor (*M5*) will turn on initiating the latch regeneration caused by back-to-back inverters (*M3*, *M5* and *M4*, *M6*). Thus, *Outn* pulls to VDD and *Outp* discharges to ground. If *VINP* < *VINN*, the circuits works viceversa.




Fig2:Conventional Dynamic Comparator

As shown in Fig. 2, the delay of this comparator is comprised of two time delays, t_0 and t_{latch} . The delay t_0 represents the capacitive discharge of the load capacitance C_L until the first p-channel transistor (*M5/M6*) turns on. In case, the voltage at node *INP* is bigger than *INN* (i.e., $V_{INP} > V_{INN}$), the drain current of transistor *M2* (I_2) causes faster discharge of *Outp* node compared to the *Outn* node, which is driven by *M1* with smaller current. Consequently, the discharge delay (t_0) is given by

$$t_0 = \frac{C_L |V_{thp}|}{I_2} \cong 2 \frac{C_L |V_{thp}|}{I_{tail}}$$

In (1), since $I_2 = I_{tail}/2 + \frac{1}{2}g_m V_{in} = I_{tail}/2 + g_m V_{in}$, for small differential input (V_{in}), I_2 can be approximated to be constant and equal to the half of the tail current. The second term, t_{latch} , is the latching delay of two crosscoupled inverters. It is assumed that a voltage swing of $V_{out} = VDD/2$ has to be obtained from an initial output voltage difference V_0 at the falling output (e.g., *Outp*). Half of the supply voltage is considered to be the threshold voltage of the comparator following inverter or SR latch [17]. Hence, the latch delay time is given by, [18]

$$t_{\text{latch}} = \frac{C_L}{g_{m,\text{eff}}} \cdot \ln\left(\frac{\Delta V_{\text{out}}}{\Delta V_0}\right) = \frac{C_L}{g_{m,\text{eff}}} \cdot \ln\left(\frac{V_{\text{DD}}/2}{\Delta V_0}\right) \quad (2)$$

where $g_{m,\text{eff}}$ is the effective transconductance of the back-to-back inverters. In fact, this delay depends, in a logarithmic manner, on the initial output voltage difference at the beginning of the regeneration (i.e., at $t = t_0$). Based on (1), ΔV_0 can be calculated from (3)

$$\begin{aligned} \Delta V_0 &= |V_{\text{out}p}(t = t_0) - V_{\text{out}n}(t = t_0)| \\ &= |V_{\text{thp}}| - \frac{I_2 t_0}{C_L} = |V_{\text{thp}}| \left(1 - \frac{I_2}{I_1}\right). \end{aligned}$$

The current difference, $I_{\text{in}} = |I_1 - I_2|$, between the branches is much smaller than I_1 and I_2 . Thus, I_1 can be approximated by $I_{\text{tail}}/2$ and (3) can be rewritten as

$$\begin{aligned} \Delta V_0 &= |V_{\text{thp}}| \frac{\Delta I_{\text{in}}}{I_1} \\ &\approx 2 |V_{\text{thp}}| \frac{\Delta I_{\text{in}}}{I_{\text{tail}}} \\ &= 2 |V_{\text{thp}}| \frac{\sqrt{\beta_{1,2} I_{\text{tail}}} \Delta V_{\text{in}}}{I_{\text{tail}}} \\ &= 2 |V_{\text{thp}}| \sqrt{\frac{\beta_{1,2}}{I_{\text{tail}}}} \Delta V_{\text{in}}. \end{aligned}$$

In this equation, $\beta_{1,2}$ is the input transistors' current factor and I_{tail} is a function of input common-mode voltage (V_{cm}) and V_{DD} . Now, substituting ΔV_0 in latch delay expression and considering t_0 , the expression for the delay of the conventional dynamic comparator is obtained as

$$t_{\text{delay}} = t_0 + t_{\text{latch}} = 2 \frac{C_L |V_{\text{thp}}|}{I_{\text{tail}}} + \frac{C_L}{g_{m,\text{eff}}} \cdot \ln\left(\frac{V_{\text{DD}}}{4 |V_{\text{thp}}| \Delta V_{\text{in}} \sqrt{\frac{I_{\text{tail}}}{\beta_{1,2}}}}\right). \quad (5)$$

Equation (5) explains the impact of various parameters. The total delay is directly proportional to the comparator load capacitance C_L and inversely proportional to the input difference voltage (ΔV_{in}). Besides, the delay depends indirectly to the input common-mode voltage (V_{cm}). By reducing V_{cm} , the delay t_0 of the first sensing phase increases because lower V_{cm} causes smaller bias current (I_{tail}). On the other hand, (4) shows that a delayed discharge with smaller I_{tail} results in an increased initial voltage difference (ΔV_0), reducing t_{latch} . Simulation results show that the effect of reducing the V_{cm} on increasing of t_0 and reducing of t_{latch} will finally lead to an increase in the total delay. In [17], it has been shown that an input common-mode voltage of 70% of the supply voltage is optimal regarding speed and yield.




Fig 3: Schematic diagram of the conventional double-tail dynamic comparator.

B. Conventional Double-Tail Dynamic Comparator

A conventional double-tail comparator is shown in Fig. 3 [10]. This topology has less stacking and therefore can operate at lower supply voltages compared to the conventional dynamic comparator. The double tail enables both a large current in the latching stage and wider M_{tail2} , for fast latching independent of the input common-mode voltage (V_{cm}), and a small current in the input stage (small M_{tail1}), for low Offset [10]. The operation of this comparator is as follows (see Fig. 4). During reset phase ($CLK = 0$, M_{tail1} , and M_{tail2} are off), transistors $M3$ - $M4$ pre-charge fn and fp nodes to VDD , which in turn causes transistors $MR1$ and $MR2$ to discharge the output nodes to ground. During decision-making phase ($CLK = VDD$, M_{tail1} and M_{tail2} turn on), $M3$ - $M4$ turn off and voltages at nodes fn and fp start to drop with the rate defined by $I_{M_{tail1}}/C_{fn(p)}$ and on top of this, an input-dependent differential voltage $_V_{fn(p)}$ will build up. The intermediate stage formed by $MR1$ and $MR2$ passes $_V_{fn(p)}$ to the crosscoupled inverters and also provides a good shielding between input and output, resulting in reduced value of kickback noise [10]. Similar to the conventional dynamic comparator, the delay of this comparator comprises two main parts, t_0 and t latch. The delay t_0 represents the capacitive charging of the load capacitance CL out (at the latch stage output nodes, $Outn$ and $Outp$) until the first n-channel transistor ($M9/M10$) turns on, after which the latch regeneration starts; thus t_0 is obtained.

III. Proposed Double-Tail Dynamic Comparator

Fig demonstrates the schematic diagram of the proposed dynamic double-tail comparator. Due to the better performance of double-tail architecture in low-voltage applications, the proposed comparator is designed based on the double-tail structure. The main idea of the proposed comparator is to increase $_V_{fn/fp}$ in order to increase the latch regeneration speed. For this purpose, two control transistors ($Mc1$ and $Mc2$) have been added to the first stage in parallel to $M3/M4$ transistors but in a cross-coupled manner[see fig4].




Fig4: Proposed Dynamic Comparator main idea.




Fig5: Final structure of the proposed double-tail comparator .


A. Operation of the Proposed Comparator

The operation of the proposed comparator is as follows (see Fig.). During reset phase ($CLK = 0$, M_{tail1} and M_{tail2} are off, avoiding static power), $M3$ and $M4$ pulls both F_n and f_p nodes to V_{DD} , hence transistor M_{c1} and M_{c2} are cut off. Intermediate stage transistors, $MR1$ and $MR2$, reset both latch outputs to ground. During decision making phase ($CLK = V_{DD}$, M_{tail1} , and M_{tail2} are on), transistors $M3$ and $M4$ turn off. Furthermore, at the beginning of this phase, the control transistors are still off (since f_n and f_p are about V_{DD}). Thus, f_n and f_p start to drop with different rates according to the input voltages. Suppose $V_{INP} > V_{INN}$, thus f_n drops faster than f_p , (since $M2$ provides more current than $M1$). As long as f_n continues falling, the corresponding PMOS control transistor (M_{c1} in this case) starts to turn on, pulling f_p node back to the V_{DD} ; so another control transistor (M_{c2}) remains off, allowing f_n to be discharged completely. In other words, unlike conventional double-tail dynamic comparator, in which $_V_{fn/fp}$ is just a function of input transistor transconductance and input voltage difference (9), in the proposed structure as soon as the comparator detects that for instance node f_n discharges faster, a PMOS transistor (M_{c1}) turns on, pulling the other node f_p back to the V_{DD} . Therefore by the time passing, the difference between f_n and f_p ($_V_{fn/fp}$) increases in an exponential manner, leading to the reduction of latch regeneration time (this will be shown in Section III-B).


Despite the effectiveness of the proposed idea, one of the points which should be considered is that in this circuit, when one of the control transistors (e.g., M_{c1}) turns on, a current from V_{DD} is drawn to the ground via input and tail transistor (e.g., M_{c1} , $M1$, and M_{tail1}), resulting in static power consumption. To overcome this issue, two NMOS switches are used below the input transistors [M_{sw1} and M_{sw2} , as shown in Fig. 2(b)]. At the beginning of the decision making phase, due to the fact that both f_n and f_p nodes have been pre-charged to V_{DD} .

IV. Simulation Results


In order to compare the proposed double-tail comparator with the conventional double-tail dynamic comparators, all circuits have been simulated in $0.12\text{-}\mu\text{m}$ CMOS technology.




Timing Diagram of Conventional Dynamic comparator



Timing Diagram of Conventional double-tail comparator



Timing diagram of proposed dynamic comparator



Timing Diagram of proposed Dynamic Comparator

V. Conclusion:

In this paper, we presented a comprehensive delay analysis for clocked dynamic comparators and expressions were derived. Two common structures of conventional dynamic comparator and conventional double-tail dynamic comparators were analyzed. Also, based on theoretical analyses, a new dynamic comparator with low-voltage low-power capability was proposed in order to improve the performance of the comparator. Post-layout simulation results in 0.12- μm CMOS technology confirmed that the delay and energy per conversion of the proposed comparator is reduced to a great extent in comparison with the conventional dynamic comparator and double-tail comparator.

REFERENCES

- [1] B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [2] S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS," Int. J. Analog Integr. Circuits Signal Process., vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [3] A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, "Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS," in Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers, Aug. 2010, pp. 893–896.
- [4] B. J. Blalock, "Body-driving as a Low-Voltage Analog Design Technique for CMOS technology," in Proc. IEEE Southwest Symp. Mixed-Signal Design, Feb. 2000, pp. 113–118.
- [5] M. Maymandi-Nejad and M. Sachdev, "1-bit quantiser with rail to rail input range for sub-1V $\Sigma\Delta$ modulators," IEEE Electron. Lett., vol. 39, no. 12, pp. 894–895, Jan. 2003.
- [6] K. Uyttenhove, M. S. J. Steyaert, "A 1.8-V, 6-bit, 1.3-GHz CMOS flash ADC in 0.25- μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1115–1122, July 2003.
- [7] Jun He, Sanyi Zhan, Degang Chen, and R.L. Geiger, "Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 56, pp. 911–919, May 2009. International

AUTHORS

1. First Author

K. Sumalatha, Received my Bachelor of Technology in Electronics and Communications in Vijay Institute Of Technology and Science, kama Reddy, her Research area is Design of low-voltage and high speed double-tail dynamic comparator for low power application under the guidance of Mr.B.Prathap reddy.

Email: sumalathareddyce@gmail.com

2. Second Author

Mr. B. Prathap Reddy, He is an assistant professor at the SREC, Nandyal, Kurnool, Andhra Pradesh, India. His research interests include VLSI, Embedded Systems.

Email: prathap03_448@yahoo.co.in

Correspondence Author: +91-9491515005